

EEL3701


Menu

- ASM charts
- ASM Design



University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo

1



EEL3701

ASM Chart Design: States, Outputs

- **States:** Each active clock transition causes a change of state from the **present** state to the **next** state
 - > Use a rectangle for the symbol of a state with its symbolic **name** at the upper left (or right) corner with state bit assignment in the upper right (or left) corner
- **Outputs:** Place **outputs** within the appropriate state rectangle
 - > Description is ok, but **not** part of ASM; descriptions are part of flowcharts (often a step before ASM)


Flowchart, but not ASM

```

Print_Line
Start print cycle
Line → Printbuff
      BUSY
      Status = LPR5
      0 → AC
          
```


University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo

2

 **EEL3701**


ASM Chart Design: Branches, Conditional Outputs

- **Branches:** Conditional branches indicate that the next state is determined not only by the present state, but also by the value of one or more *test inputs*. Indicate branches with a diamond or a diamond-sided rectangle.
- **Conditional Outputs:** Place the output command description within an appropriate oval placed in a path to indicate its dependence on a given test input. AKA asynchronous outputs, Mealy outputs.
- THIS IS THE **ENTIRE** ASM NOTATION!!!



University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo

3

 **EEL3701**

ASM Charts

State Bits Legend:
Strobe | S3 | S2 | S1 | S0

State Bits (if assigned) → 00010


State Name → Opening

State Outputs inside (State outputs that are not state bits) → Motor

Decision an input or a function of input(s); ex: X or $X=A*B$ or $X=A+B*C$


Conditional Output (Mealy Output) → Brake

Never start a design until after you first create an ASM diagram




University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo

4


 **EEL3701 Designing ASM Charts**

- Many complain about lack of tools for flowcharts
 - > Microsoft has Visio (available for **free** from MSDNAA)
 - > A program at app.diagrams.net/ that runs in your web browser works **VERY WELL** and is **VERY EASY TO USE**
- Otherwise, you can use a drawing tool that has the “snap-to-grid” option
 - > Construct each of the element types and then just copy and paste as needed
 - Make the decision diamond out of lines (to get grid to snap)




University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo

5


 **EEL3701 ASM Chart Design: State Outputs**

- In **final** ASMs (i.e., ready for implementation), only TRUE outputs are inside state rectangles
 - > Ex: First part of a 3-bit counter




University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo


6




7



8




9




10

10

 **EEL3701**


Conditional (Mealy) Outputs

- In state S_2 (Ford), if X changes between clock pulses, Z changes also if you use conditional outputs. These changes that occur between clock pulses are called *spurious pulses*.
- The synchronous circuit that is attached to Z does not care about this if it is **also** clocked! Note that this $f(Z)$ will come out one clock later than if Z was a State (Moore) output.



University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo

11

 **EEL3701**

Why Use an ASM?

- We can attach semantic meaning to the state labels e.g., let Clinton be Start, let X be Sig, let Z be Valid, let Reagan be Accept-1, let Bush be Accept-2, etc.
- To realize the Comb (the Combinational Network), we choose one of the following:
 - > 1. Gate approach - K-Maps, AND/OR, NAND, NOR, ...
 - > 2. PLD
 - > 3. MUX
 - > 4. ROM
 - > 5. Other LSI circuits
 - > 6. μP or μC

$1k \times 8 = 8$ functions of 10 variables

000
3FF

f_7	f_6	f_5	f_4	f_3	f_2	f_1	f_0
-------	-------	-------	-------	-------	-------	-------	-------

f_i is a function of 10 inputs labeled $A_9 \sim A_0$, and i is 0,1,2,3,4,5,6,7. We store the truth table for f_i in each column of ROM


We know 5 ways already!

- 8 bits = 1 byte, 4 bits = 1 nibble,
- $1k = 2^{10} = 1024$, $M = 2^{20}$ (mega-), $G = 2^{30}$ (giga-), $T = 2^{40}$ (tera-)
- $1k \times 8 \text{ bits} = 1KB = 1 \text{ kilobyte} = 2^{10} \text{ bytes}$

University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo


12

12

 **EEL3701**

Digital Design for Controllers

- In the typical digital design application we are asked to design circuits to control existing systems.




- Given m -outputs with n -inputs, the problem is to develop the ASM to control a system. As in the case of controlling a printer, the “controlled” circuits themselves could be an ASM.

University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo


13

13

 **EEL3701** **ASM Design Example:**
Washing Machine Controller




- When the controller receives a **STRT** (start) signal (from the user), it fills the washer with either cold or hot water
 - > **SHOT** is true for hot water, false for cold
- Agitation starts until a timer runs out
- Dirty/soapy water is then pumped out
- Cold rinse water is pumped in until filled; agitation starts until a timer runs out
- Dirty/soapy water is then pumped out
- Spinning starts until a timer runs out. **STRT** button is reset.
- After starting, if the **STRT** button is ever “OFF,” the washer “**HOLDS**”(hold its state) until the **STRT** button is “ON” again.



University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo

14

14

 **EEL3701**

Washing Machine I/O

- STEP 1 List the inputs and outputs**


Inputs	Outputs
STRT (Start from User)	OHOT (Turn On Hot water valve)
SHOT (Select Hot from User)	PUMP (Turn On Pump)
FULL (Tub Full Indicator)	FILL (True: water-in, False: water-out)
EMP (Tub Empty Indicator)	AG (Agitate)
TO (Timer Out Indicator)	STIME (Clear & Start Timer)
	SPIN (Spin Dry)
	STRTOFF (Go to Idle State)

5-inputs would require $2^5=32$ arrows going out of the bubbles if we used a state diagram (which is why we instead use an ASM chart)

University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo


15

15




16

16



17



18

EEL3701

Reducing Number of Inputs

- We need 10 data lines (tough to find ROM/RAM with 10 data lines). So in order to reduce the number of data lines, try to find outputs that are functions of other outputs (or pick outputs to determine directly outside the ROM/RAM)
 - > STRTOFF and SPIN are such outputs (both in state SpinIt with $Q_2Q_1Q_0 = 101$)
 - > Simple to get these outputs as function of known signals

$Q_0(H)$
 $Q_1(L)$
 $Q_2(H)$
 $STRT(H)$
 $TO(H)$

STRTOFF

$Q_0(H)$
 $Q_1(L)$
 $Q_2(H)$
 $STRT(H)$
 $TO(L)$

SPIN

Now we can use 256 x 8 ROM!!!

University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo

19

EEL3701 Moore and Mealy ASM Charts versus State Graphs

(a) ASM chart


Inputs: IN.BIT, BUF.FULL
Outputs: COUNT.EN, REG.LD, OUT.FLAG

(b) Corresponding Mealy state graph


See Lam Fig 7.12

University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo


20



21




22



EEL3701

ASM To Timing Diagram



- **DEFINITION:** State = A “stable” condition of the controller over a clock cycle (a fixed period of time)
- **Skill 1: From ASM to Timing Diagram**

(a) Start at state A. In state A:

Inputs: In.Bit={0,1}, Buf.Full = *

Outputs: Count.En = T, Reg.LD = T [Out.Flag = F]

Note: Buf.Full does not affect state A.

(b) From state A, if **In.Bit = 0**, go to state B. In state B:

Inputs: In.Bit=*, Buf.Full = *


Outputs: None [Count.En = F, Reg.LD = F, Out.Flag = F]

Note: {In.Bit, Buf.Full} do not affect state B; always go to state A

University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo


23

23



EEL3701

ASM To Timing Diagram



(c) From state A, if **In.Bit = 1**, go to state C. In state C:

Inputs: In.Bit=*, Buf.Full = {0,1}

Outputs: Reg.LD = T, Count.En = {T,F}, [Out.Flag = F]

NOTE: In.Bit does not affect state C

(d) From state C, if **Buf.Full = 0**, stay at state C [Count.En = F]

(e) From state C, if **Buf.Full = 1**, Count.En=T & go to D. state D:

Inputs: None [In.Bit=*, Buf.Full = *]

Outputs: Out.Flag = T, [Count.En = F, Reg.LD = F]

(f) From state D, go to state A (Inputs: None, Outputs: Out.Flag = T)

This can be summarized in a Timing Diagram:



See Lam Fig 7.2(b)


Current State	A	B	A	C	C	D	A
Step #	1	2	3	4	5	6	7
In.Bit	0	*	1	*	*	*	*
Buf.Full	*	*	*	0	1	*	
Count.En	1	0	1	0	1	0	1
Reg.Ld	1	0	1	1	1	0	1
Next State	B	A	C	C	D	A	

University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo


24

24







27



28

 **EEL3701** **ASM from Timing Diagram (cont.)**

- Since 0- or 1- in conditional, conditional can be reduced from 2 inputs to 1.



(d) Now in C. Reg.LD = T. Inputs In.Bit=1 & Buf.Full = 0, stay at C.
 (e) Still in C. Count.En & Reg.LD are T. Inputs In.Bit= 1, Buf.Full = 1, go to D.


[NOTE: From (d) & (e), Count.En = T only when Buf.Full = 1. Therefore Count.En is a conditional output!]


□ Again, note that input combination {0,0} and {0,1} are not specified. What was specified was that if Buf.Full = T, go to D, else go to C. By the same analysis as for state A, we choose the simplest possibility.

University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo

29

29


 **EEL3701** **ASM from Timing Diagram (cont.)**




University of Florida, EEL 3701 – File 18
© Drs. Schwartz & Arroyo

30

30



31



32